Skip to content
#

risc-v-architecture

Star

Here is 1 public repository matching this topic...

Language: Tcl
Filter by language
All 11 SystemVerilog 3 C 2 Rust 2 Python 1 Tcl 1 TypeScript 1 Verilog 1

Adarsh-Kumar-Nayak / RISC-V-single-cycle-processor-Sum-of-n-numbers

Star 1

This project provides an insight into the internal verification of a 32-bit single cycle processor that implements the Reduced Instruction Set-V and displayed on seven segment on Basys3 FPGA board. The hardware structures were realized using Verilog Hardware Description Language.

processor-architecture fpga processor verilog instruction-set-architecture risc-v fpga-board 7-segment-display risc-v-architecture
  • Updated Dec 7, 2022
  • Tcl

Improve this page

Add a description, image, and links to the risc-v-architecture topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the risc-v-architecture topic, visit your repo's landing page and select "manage topics."

Learn more