HF-RISC SoC
mips processor embedded-systems computer-architecture soc instruction-set-architecture risc-v instruction-set-simulator mpsoc hf-risc
- Updated
Nov 10, 2025 - C
#
instruction-set-architecture
Here are 29 public repositories matching this topic...
64-bit RISC CPU Architecture
- Updated
Sep 29, 2025 - C
LIME is an emulator of fantasy (digital) machines like those developed by community and non-community projects like fox32, OkamiStation, XrArch, Aphelion, doubleword, etc.
emulator simulator isa instruction-set-architecture instruction-set-simulator low-level-programming instruction-set console-emulator low-level-design computer-simulator
- Updated
May 4, 2025 - C
BDI - A proposed foundational computational substrate, a universal fabric designed to represent any computation.
python c syntax cpp xbase assembly-language-programming instruction-set-architecture opcode-mnemonic
- Updated
Oct 30, 2025 - C
SUTD 2020 50.002 Computation Structures Code Dump
cpu fpga hardware beta os operating-system turing-machine lucid computer-architecture risc turing-machine-simulator netlist instruction-set-architecture instruction-set digital-systems hardware-description-language computation-structures netlist-simulator central-processing-unit
- Updated
Apr 7, 2022 - C
Multi-Threaded Simulation of Process Switching in Operating System.
c multi-threading operating-system threading instruction-set-architecture process-scheduler process-simulator
- Updated
Jul 16, 2018 - C
Full graphical instruction-level emulator for the CHIP-8 Instruction Set Architecture
- Updated
Jun 8, 2017 - C
c assembler & data path simulator implementing the LC-2200 ISA.
- Updated
Feb 5, 2018 - C
📦 PIM Compiler A lightweight compiler for a custom 24-bit Processor-In-Memory (PIM) Instruction Set Architecture. This tool translates simple C-like matrix operations into 24-bit machine instructions through parsing, intermediate representation (IR) generation, and custom microcode mapping.
parsing lexical-analysis code-generation compiler-design instruction-set-architecture custom-24-bit-pim-isa
- Updated
Apr 17, 2025 - C
A final year undergraduate major project. (Dec 2019 - Mar 2020)
- Updated
Nov 3, 2022 - C
C implementation of a 32-bit assembly instruction encoder for MIPS processors, designed to convert MIPS assembly instructions into their corresponding machine code formats for execution on MIPS-based systems.
c assembly isa computer-architecture instruction-set-architecture machine-code mips-architecture mips-processor c-programming mips-instructions instuctions-encoder assembly-to-machine
- Updated
May 19, 2019 - C
6502 virtual machine written in C
- Updated
Mar 14, 2017 - C
Advanced computer architectures and programming; memory, memory management and cache organizations, parallel processing, graphical processor units for general programming.
- Updated
Dec 4, 2018 - C
A 64-bit variable-length hybrid CISC/RISC ISA with a growing toolchain in C
- Updated
Oct 19, 2025 - C
My attempt at a CPU simulator
c simulator cpu simulation processor assembly architecture instructions isa instruction-set-architecture machine-code
- Updated
Dec 16, 2016 - C
custom CPU emulator and assembler
assembler assembly-language instruction-set-architecture cpu-emulator cpu-architecture fetch-decode-execute bitwise-operations instruction-decoding emulator-development cpu-architecture-design
- Updated
Nov 10, 2025 - C
Improve this page
Add a description, image, and links to the instruction-set-architecture topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the instruction-set-architecture topic, visit your repo's landing page and select "manage topics."