#

eda-playground

Here is 1 public repository matching this topic...

panoskoutris / riscv-cpu

Fully functional RISC-V compatible multicycle CPU built in Verilog. Includes ALU, datapath, FSM controller, memory, and testbenches.

fsm fpga hardware simulation verilog computer-architecture icarus-verilog hdl testbench risc-v digital-design processor-design cpu-design eda-playground

Updated Aug 17, 2025
Verilog

Improve this page

Add a description, image, and links to the eda-playground topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the eda-playground topic, visit your repo's landing page and select "manage topics."