Skip to content

Conversation

yananyang-nxp
Copy link

@yananyang-nxp yananyang-nxp commented Oct 17, 2025

add I2S and EDMA support for IMX9 platform

@github-actions
Copy link

Hello @yananyang-nxp, and thank you very much for your first pull request to the Zephyr project!
Our Continuous Integration pipeline will execute a series of checks on your Pull Request commit messages and code, and you are expected to address any failures by updating the PR. Please take a look at our commit message guidelines to find out how to format your commit messages, and at our contribution workflow to understand how to update your Pull Request. If you haven't already, please make sure to review the project's Contributor Expectations and update (by amending and force-pushing the commits) your pull request if necessary.
If you are stuck or need help please join us on Discord and ask your question there. Additionally, you can escalate the review when applicable. 😊

@github-actions
Copy link

github-actions bot commented Oct 17, 2025

The following west manifest projects have changed revision in this Pull Request:

Name Old Revision New Revision Diff
hal_nxp zephyrproject-rtos/hal_nxp@6adb4c5 zephyrproject-rtos/hal_nxp#623 zephyrproject-rtos/hal_nxp#623/files

DNM label due to: 1 project with PR revision

Note: This message is automatically posted and updated by the Manifest GitHub Action.

@dleach02
Copy link
Member

@yananyang-nxp you don't need to reference the HAL PR in your initial comment. The automation in Zephyr automatically highlights this.

Please address the CI failures

@JiafeiPan
Copy link
Contributor

Rebsed to fix twister issues not caused by this PR.

/*
* Copyright 2020-2024 NXP
* Copyright 2020-2025 NXP
*
Copy link
Contributor

@dbaluta dbaluta Oct 22, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please explain in the commit message why this entire change is needed.

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

No functionality change, just updated to use the device model MMIO APIs.

case IMX_CCM_SAI3_CLK:
clock_root = kCLOCK_Root_Sai3;
clock_root = kCLOCK_Root_Sai3;
break;
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please don't mix code cleanups with new feature. Create a separate patch for cleanups.

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Fixed in the updated PR. Thanks!

* Copyright 2021,2023-2025 NXP Semiconductor INC.
* Copyright 2021,2023-2025 NXP
* All rights reserved.
*
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please don't mix fixes with new features.
For example here the correction of DMA burst length should be in a separate patch.

Please read this

https://docs.zephyrproject.org/latest/contribute/contributor_expectations.html#pr-requirements

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Fixed in the updated PR, please help to have a review again. Thanks!

};

edma4_2: edma@42000000 {
compatible = "nxp,mcux-edma";
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please explain what is sai3_2 and edma4_2. Why such nodes are needed.

yananyang-nxp and others added 14 commits October 22, 2025 17:00
Update hal_nxp revision to pull/623. Signed-off-by: Yanan Yang <yanan.yang@nxp.com> Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Enable MMIO mapping in dma_mcux_edma driver Signed-off-by: Yanan Yang <yanan.yang@nxp.com>
add SAI clock support for i.MX9 platform Signed-off-by: Yanan Yang <yanan.yang@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Fix CI failure: LEADING_SPACE: please, no spaces at the start of a line Split code format fixing into a new patch Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Remove extra space between the '=' and rvalue. Signed-off-by: Yanan Yang <yanan.yang@nxp.com> Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
The burst length should be initialized with 'word_size_bits'. Signed-off-by: Yanan Yang <yanan.yang@nxp.com> Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Change to use device model MMIO mapping APIs. Signed-off-by: Yanan Yang <yanan.yang@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Fix CI failures: Clean unused code Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Correct the type of num_of_bufs to uint32_t. Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
When the platform has the Bit Clock Swap feature, enable it. Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Rework the driver to support i.MX9 platforms. Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com> Signed-off-by: Yanan Yang <yanan.yang@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com>
add add sai3_2 and edma4_2 dts node for use with i2s_mcux_sai driver Signed-off-by: Yanan Yang <yanan.yang@nxp.com>
add sai3_2 and edma4_2 dts node for use with i2s_mcux_sai driver Signed-off-by: Yanan Yang <yanan.yang@nxp.com>
add sai3_2 and edma4_2 dts node for use with i2s_mcux_sai driver Signed-off-by: Yanan Yang <yanan.yang@nxp.com>
add sai3_2 and edma4_2 node for use with i2s_mcux_sai driver Signed-off-by: Yanan Yang <yanan.yang@nxp.com>
add sai3_2 and edma4_2 node for use with i2s_mcux_sai driver Signed-off-by: Yanan Yang <yanan.yang@nxp.com>
@Zhiqiang-Hou
Copy link
Contributor

Updated:

  • fix the Bit Clock Swap setup logic in i2s_mcux_sai driver.
  • fixed CI failures.
  • reworked the patches to split the bug-fix, refine and new-feature changes into separate patches.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

area: ARM64 ARM (64-bit) Architecture area: Boards/SoCs area: Clock Control area: DMA Direct Memory Access area: I2S DNM (manifest) This PR should not be merged (controlled by action-manifest) manifest manifest-hal_nxp platform: NXP MPU platform: NXP NXP

8 participants