Search results

The same variable is used as both switch type and index when drawing edges

Status: Open.

#3288 In verilog-to-routing/vtr-verilog-to-routing;

· soheilshahrouz opened on Sep 30, 2025

How to run VTR in the windows operating system

Status: Open.

#3279 In verilog-to-routing/vtr-verilog-to-routing;

· viperdasdasa opened on Sep 23, 2025

Flat router sync assigns same pb_graph_pin to all equivalent pins

Status: Open.

#3274 In verilog-to-routing/vtr-verilog-to-routing;

· amin1377 opened on Sep 12, 2025

Remove mux field under <sg_link> tag in architecture file.

Status: Open.

#3272 In verilog-to-routing/vtr-verilog-to-routing;

· soheilshahrouz opened on Sep 10, 2025

Cannot export large RRGs with Capnp

Status: Open.

#3263 In verilog-to-routing/vtr-verilog-to-routing;

· AlexPoupakis opened on Aug 30, 2025

Yosys-Slang Ram Inference Issues

Status: Open.

#3262 In verilog-to-routing/vtr-verilog-to-routing;

· loglav03 opened on Aug 29, 2025

[CI] Full Benchmark Suite Tests

Status: Open.

#3241 In verilog-to-routing/vtr-verilog-to-routing;

· AlexandreSinger opened on Aug 19, 2025

Echo file for intra-cluster routing resources

Status: Open.

#3228 In verilog-to-routing/vtr-verilog-to-routing;

· amin1377 opened on Aug 7, 2025

about update_net_weights

Status: Open.

#3209 In verilog-to-routing/vtr-verilog-to-routing;

· lancexiang opened on Jul 24, 2025

Artix 7 Route File Loading Seg Fault

Status: Open.

#3205 In verilog-to-routing/vtr-verilog-to-routing;

· SamuelHo10 opened on Jul 22, 2025

Undocumented switchblock_location type

Status: Open.

#3197 In verilog-to-routing/vtr-verilog-to-routing;

· AmirhosseinPoolad opened on Jul 10, 2025

[CI] Move Sanitized Build from Odin to Yosys

Status: Open.

#3191 In verilog-to-routing/vtr-verilog-to-routing;

· AlexandreSinger opened on Jul 7, 2025