Implementation of an Edge Detection Filter Using the Avalon Interface
fpga verilog edge-detection avalon sobel quartus altera-fpga sobel-filter rgb2gray sobel-edge-detector avalon-bus avalon-streaming
- Updated
Jan 30, 2023 - Verilog
#
sobel-filter
Here are 7 public repositories matching this topic...
Semester Project on FPGA - Verilog implementation on Sobel Filter for Edge detection on FPGA
- Updated
Apr 28, 2019 - Verilog
Sobel Filter Verilog implementation
- Updated
May 20, 2024 - Verilog
codes of my IUT FPGA LAB
state-machine image-processing primitives verilog uart usart fifo median-filter microblaze baud-rate ft2232 sobel-filter matlabsimulink
- Updated
Nov 1, 2022 - Verilog
FPGA-based Sobel Filter Edge Detection
- Updated
Jul 13, 2025 - Verilog
Optimizing RGB to Grayscale, Gaussian Blur and Sobel-Filter operations on FPGAs for reduced dynamic power consumption
- Updated
Apr 17, 2025 - Verilog
- Updated
Nov 27, 2020 - Verilog
Improve this page
Add a description, image, and links to the sobel-filter topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the sobel-filter topic, visit your repo's landing page and select "manage topics."