Skip to content
#

controlpath

Here are 5 public repositories matching this topic...

RISC-Processor

𝗠𝗶𝗻𝗶𝗠𝗜𝗣𝗦 | 𝗥𝗜𝗦𝗖 𝗣𝗿𝗼𝗰𝗲𝘀𝘀𝗼𝗿 𝗗𝗲𝘀𝗶𝗴𝗻 | CS39001 𝗖𝗼𝘂𝗿𝘀𝗲 𝗣𝗿𝗼𝗷𝗲𝗰𝘁

  • Updated Sep 14, 2025
  • Verilog

bus interface, integrating LFSR’s for streamlined register management. Enabled seamless master-peripheral communication, enhancing system efficiency. Orchestrated comprehensive design stages, yielding a versatile RTL architecture for diverse applications

  • Updated May 28, 2024
  • Verilog

Improve this page

Add a description, image, and links to the controlpath topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the controlpath topic, visit your repo's landing page and select "manage topics."

Learn more