Skip to content
View thinkoco's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.

Block or report thinkoco

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. c5soc_opencl c5soc_opencl Public

    DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on.

    Verilog 96 39

  2. de10-nano-riscv de10-nano-riscv Public

    A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano

    Verilog 40 9

  3. mi-lcd mi-lcd Public

    A multiple interface (intel 8080, 3-wire SPI, DPI RGB ) 5 inch TFT LCD capacitive touch screen which is compatible with teraisc DE-series boards

    C 21 6

  4. c5soc_opencl_rte c5soc_opencl_rte Public

    Intel FPGA Cyclone V SoC OpenCL runtime environment with some drivers on Linux 4.9.x 4.19.x or newer

    C 7 3

  5. systemverilog-python systemverilog-python Public

    Systemverilog DPI-C call Python function

    C 26 8

  6. microsoft_fpga microsoft_fpga Public

    Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP

    Verilog 63 14