| # | Report | Score |
|---|---|---|
| 1 | Gate-Level Verilog | |
| 2 | Advanced Gate-Level Verilog | |
| 3 | Sequential Circuits | |
| 4 | Finite State Machines | |
| 5 | Keyboard and Audio Modules | |
| 6 | Peripheral Components |
- Notifications
You must be signed in to change notification settings - Fork 0
nevikw39/LogicDesignLab
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|