Skip to content

Commit 4e6ae62

Browse files
committed
update readme
1 parent eec6932 commit 4e6ae62

10 files changed

+35
-2
lines changed

README.md

Lines changed: 35 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,11 +1,44 @@
11
# Microsoft FPGA Board
2-
Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Bulaster and OpenCL BSP
2+
Microsoft Catapult FPGA, PCIE Test Demo, On-board usb Blaster and OpenCL BSP
3+
4+
- [x] Catapult V3, Longs Peark
5+
- [ ] Catapult V2, Storey Peark
36

47
## Milestone
58
- [x] PCIE On Chip Memory and DDR4 Test Ok (Windows 10)2022.04.09
69
- [x] On Board USB Blaster Work (Windows 10 and Linux)2022.04.23
710
- [ ] Catapult V3 OpenCL BSP 20.1 (Windows 10)
811
- **vecter_add Failure**, timming issue 2022.05.08
912
- [x] A RISC-V E203 On Catapult V3, 2022.08.24
10-
- [x] Catapult V3 OpenCL BSP 18.1 (Windows 10)
13+
- [x] Catapult V3 OpenCL BSP 18.1.2 277(Windows 10)
1114
- run vecter_add,sobel and mandelbrot **OK**,2022.08.28,
15+
16+
## USB Blaster
17+
18+
![](docs/pcitures/catapult_card_usb_blaster.jpg)
19+
![](docs/pcitures/fpga_programme.jpg)
20+
21+
## Demo
22+
23+
### PCIE_DDR DMA test
24+
25+
![](docs/pcitures/pcie_dma_test.jpg)
26+
27+
## OpenCL
28+
29+
### DEVICE
30+
31+
![](docs/pcitures/catapult_v3_opencl_device.jpg)
32+
33+
### Board TEST
34+
35+
![](docs/pcitures/catapult_v3_opencl_diagnose.jpg)
36+
37+
### Sobel
38+
39+
![](docs/pcitures/catapult_v3_opencl_sobel_0.jpg)
40+
![](docs/pcitures/catapult_v3_opencl_sobel_1.jpg)
41+
42+
### Mandelbrot
43+
44+
![](docs/pcitures/catapult_v3_opencl_mandelbrot_0.jpg)
75 KB
Loading
75.8 KB
Loading
317 KB
Loading
130 KB
Loading
238 KB
Loading
378 KB
Loading
50 KB
Loading

docs/pictures/fpga_programme.jpg

198 KB
Loading

docs/pictures/pcie_dma_test.jpg

83.4 KB
Loading

0 commit comments

Comments
 (0)