The work including two stages, as follows:

• implement fallback in RISC-V
• support RISC-V SIMD