- Notifications
You must be signed in to change notification settings - Fork 718
Pull requests: bitsandbytes-foundation/bitsandbytes
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
[Packaging] Shrink wheel ~35 % via nvcc --compress-mode=size
#1704 opened Jul 10, 2025 by trmanish Loading…
[WIP] Enable Ascend NPU Backend with Custom Ops Integration for NF4 Support Ascend NPU Related to Ascend NPU backend
#1695 opened Jul 2, 2025 by SlightwindSec Loading…
[Draft][triton] Implemented 8bit optimizers on XPU Intel Optimizers Issues or feature requests relating to optimizers
replace tl.libdevice.llrint with tl.extra.cuda.libdevice.rint
#1372 opened Sep 26, 2024 by bjmsong Loading…
(reference-only) Multi backend refactor -> main (full diff of all already merged PRs) Cross Platform
#1220 opened May 25, 2024 by Titus-von-Koeller Loading…
Initial kernel changes to support GaLore Enhancement New feature or request Optimizers Issues or feature requests relating to optimizers
#1137 opened Mar 18, 2024 by matthewdouglas Loading…
Feature : Add SYCL runtime support Intel Medium Priority (will be worked on after all high priority issues) Medium Risk Risk of bugs in transformers and other libraries
#747 opened Sep 5, 2023 by abhilash1910 Loading…
ProTip! Mix and match filters to narrow down what you’re looking for.