A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
- Updated
Sep 6, 2025 - SystemVerilog
#
vlsi-design
Here are 9 public repositories matching this topic...
Spiking Neural Network Accelerator
- Updated
May 18, 2022 - SystemVerilog
This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects
protocol verification eda rtl verilog systemverilog alu vlsi modelsim uvm verilog-hdl axi apb ahb verilog-project vlsi-design design-verification vlsi-project axi-lite system-verilog-testbench
- Updated
Sep 13, 2025 - SystemVerilog
Designinig a Pipeline in-order 5 stage RISC-V core RV32I-MAF
- Updated
May 9, 2022 - SystemVerilog
5-stage-Pipeline-CPU with AXI bus
- Updated
Nov 7, 2024 - SystemVerilog
Verilog-Training-5-stage-Pipeline-CPU
- Updated
Jan 26, 2025 - SystemVerilog
Implementation of a generalized Parallel Multiplier using Carry Save Adder in SystemVerilog and Xilinx Vivado.
asic fpga rtl systemverilog verilog-hdl xilinx-vivado multiplier fpga-programming vlsi-design asic-design rtl-design parallel-multiplication systemverilog-test-bench register-transfer-level
- Updated
Jun 19, 2025 - SystemVerilog
"Mastering SystemVerilog: From Fundamentals to Advanced Programming Techniques"
asic verification verilog systemverilog soc sv vlsi-design systemverilog-examples systemverilog-problems
- Updated
Mar 31, 2023 - SystemVerilog
SystemVerilog verification of I2C interface
- Updated
Dec 12, 2023 - SystemVerilog
Improve this page
Add a description, image, and links to the vlsi-design topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the vlsi-design topic, visit your repo's landing page and select "manage topics."