Skip to content

Commit f5c20ed

Browse files
sarincrsarincr
committed
PWM 20KHz
1 parent 9587317 commit f5c20ed

File tree

110 files changed

+100198
-0
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

110 files changed

+100198
-0
lines changed

‎04.Timer/08.PWM_20KHZ/.cproject‎

Lines changed: 211 additions & 0 deletions
Large diffs are not rendered by default.

‎04.Timer/08.PWM_20KHZ/.gitignore‎

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
/Debug/

‎04.Timer/08.PWM_20KHZ/.project‎

Lines changed: 29 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,29 @@
1+
<?xml version="1.0" encoding="UTF-8"?>
2+
<projectDescription>
3+
<name>STM32_Interrupt</name>
4+
<comment></comment>
5+
<projects>
6+
</projects>
7+
<buildSpec>
8+
<buildCommand>
9+
<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
10+
<triggers>clean,full,incremental,</triggers>
11+
<arguments>
12+
</arguments>
13+
</buildCommand>
14+
<buildCommand>
15+
<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
16+
<triggers>full,incremental,</triggers>
17+
<arguments>
18+
</arguments>
19+
</buildCommand>
20+
</buildSpec>
21+
<natures>
22+
<nature>org.eclipse.cdt.core.cnature</nature>
23+
<nature>org.eclipse.cdt.core.ccnature</nature>
24+
<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
25+
<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
26+
<nature>fr.ac6.mcu.ide.core.MCUProjectNature</nature>
27+
<nature>fr.ac6.mcu.ide.core.MCUSingleCoreProjectNature</nature>
28+
</natures>
29+
</projectDescription>

‎04.Timer/08.PWM_20KHZ/.settings/language.settings.xml‎

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
2+
<project>
3+
<configuration id="fr.ac6.managedbuild.config.gnu.cross.exe.debug.1220973019" name="Debug">
4+
<extension point="org.eclipse.cdt.core.LanguageSettingsProvider">
5+
<provider copy-of="extension" id="org.eclipse.cdt.ui.UserLanguageSettingsProvider"/>
6+
<provider-reference id="org.eclipse.cdt.core.ReferencedProjectsLanguageSettingsProvider" ref="shared-provider"/>
7+
<provider-reference id="org.eclipse.cdt.managedbuilder.core.MBSLanguageSettingsProvider" ref="shared-provider"/>
8+
<provider class="fr.ac6.mcu.ide.build.CrossBuiltinSpecsDetector" console="false" env-hash="1306969524058642120" id="fr.ac6.mcu.ide.build.CrossBuiltinSpecsDetector" keep-relative-paths="false" name="Ac6 SW4 STM32 MCU Built-in Compiler Settings" parameter="${COMMAND} ${FLAGS} -E -P -v -dD &quot;${INPUTS}&quot;" prefer-non-shared="true">
9+
<language-scope id="org.eclipse.cdt.core.gcc"/>
10+
<language-scope id="org.eclipse.cdt.core.g++"/>
11+
</provider>
12+
</extension>
13+
</configuration>
14+
<configuration id="fr.ac6.managedbuild.config.gnu.cross.exe.release.1305908251" name="Release">
15+
<extension point="org.eclipse.cdt.core.LanguageSettingsProvider">
16+
<provider copy-of="extension" id="org.eclipse.cdt.ui.UserLanguageSettingsProvider"/>
17+
<provider-reference id="org.eclipse.cdt.core.ReferencedProjectsLanguageSettingsProvider" ref="shared-provider"/>
18+
<provider-reference id="org.eclipse.cdt.managedbuilder.core.MBSLanguageSettingsProvider" ref="shared-provider"/>
19+
<provider class="fr.ac6.mcu.ide.build.CrossBuiltinSpecsDetector" console="false" env-hash="1306969524058642120" id="fr.ac6.mcu.ide.build.CrossBuiltinSpecsDetector" keep-relative-paths="false" name="Ac6 SW4 STM32 MCU Built-in Compiler Settings" parameter="${COMMAND} ${FLAGS} -E -P -v -dD &quot;${INPUTS}&quot;" prefer-non-shared="true">
20+
<language-scope id="org.eclipse.cdt.core.gcc"/>
21+
<language-scope id="org.eclipse.cdt.core.g++"/>
22+
</provider>
23+
</extension>
24+
</configuration>
25+
</project>

‎04.Timer/08.PWM_20KHZ/CMSIS/core/arm_common_tables.h‎

Lines changed: 136 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,136 @@
1+
/* ----------------------------------------------------------------------
2+
* Copyright (C) 2010-2014 ARM Limited. All rights reserved.
3+
*
4+
* $Date: 19. March 2015
5+
* $Revision: V.1.4.5
6+
*
7+
* Project: CMSIS DSP Library
8+
* Title: arm_common_tables.h
9+
*
10+
* Description: This file has extern declaration for common tables like Bitreverse, reciprocal etc which are used across different functions
11+
*
12+
* Target Processor: Cortex-M4/Cortex-M3
13+
*
14+
* Redistribution and use in source and binary forms, with or without
15+
* modification, are permitted provided that the following conditions
16+
* are met:
17+
* - Redistributions of source code must retain the above copyright
18+
* notice, this list of conditions and the following disclaimer.
19+
* - Redistributions in binary form must reproduce the above copyright
20+
* notice, this list of conditions and the following disclaimer in
21+
* the documentation and/or other materials provided with the
22+
* distribution.
23+
* - Neither the name of ARM LIMITED nor the names of its contributors
24+
* may be used to endorse or promote products derived from this
25+
* software without specific prior written permission.
26+
*
27+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
30+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
31+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
32+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
33+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
34+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
35+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
36+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
37+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
38+
* POSSIBILITY OF SUCH DAMAGE.
39+
* -------------------------------------------------------------------- */
40+
41+
#ifndef _ARM_COMMON_TABLES_H
42+
#define _ARM_COMMON_TABLES_H
43+
44+
#include "arm_math.h"
45+
46+
extern const uint16_t armBitRevTable[1024];
47+
extern const q15_t armRecipTableQ15[64];
48+
extern const q31_t armRecipTableQ31[64];
49+
//extern const q31_t realCoefAQ31[1024];
50+
//extern const q31_t realCoefBQ31[1024];
51+
extern const float32_t twiddleCoef_16[32];
52+
extern const float32_t twiddleCoef_32[64];
53+
extern const float32_t twiddleCoef_64[128];
54+
extern const float32_t twiddleCoef_128[256];
55+
extern const float32_t twiddleCoef_256[512];
56+
extern const float32_t twiddleCoef_512[1024];
57+
extern const float32_t twiddleCoef_1024[2048];
58+
extern const float32_t twiddleCoef_2048[4096];
59+
extern const float32_t twiddleCoef_4096[8192];
60+
#define twiddleCoef twiddleCoef_4096
61+
extern const q31_t twiddleCoef_16_q31[24];
62+
extern const q31_t twiddleCoef_32_q31[48];
63+
extern const q31_t twiddleCoef_64_q31[96];
64+
extern const q31_t twiddleCoef_128_q31[192];
65+
extern const q31_t twiddleCoef_256_q31[384];
66+
extern const q31_t twiddleCoef_512_q31[768];
67+
extern const q31_t twiddleCoef_1024_q31[1536];
68+
extern const q31_t twiddleCoef_2048_q31[3072];
69+
extern const q31_t twiddleCoef_4096_q31[6144];
70+
extern const q15_t twiddleCoef_16_q15[24];
71+
extern const q15_t twiddleCoef_32_q15[48];
72+
extern const q15_t twiddleCoef_64_q15[96];
73+
extern const q15_t twiddleCoef_128_q15[192];
74+
extern const q15_t twiddleCoef_256_q15[384];
75+
extern const q15_t twiddleCoef_512_q15[768];
76+
extern const q15_t twiddleCoef_1024_q15[1536];
77+
extern const q15_t twiddleCoef_2048_q15[3072];
78+
extern const q15_t twiddleCoef_4096_q15[6144];
79+
extern const float32_t twiddleCoef_rfft_32[32];
80+
extern const float32_t twiddleCoef_rfft_64[64];
81+
extern const float32_t twiddleCoef_rfft_128[128];
82+
extern const float32_t twiddleCoef_rfft_256[256];
83+
extern const float32_t twiddleCoef_rfft_512[512];
84+
extern const float32_t twiddleCoef_rfft_1024[1024];
85+
extern const float32_t twiddleCoef_rfft_2048[2048];
86+
extern const float32_t twiddleCoef_rfft_4096[4096];
87+
88+
89+
/* floating-point bit reversal tables */
90+
#define ARMBITREVINDEXTABLE__16_TABLE_LENGTH ((uint16_t)20 )
91+
#define ARMBITREVINDEXTABLE__32_TABLE_LENGTH ((uint16_t)48 )
92+
#define ARMBITREVINDEXTABLE__64_TABLE_LENGTH ((uint16_t)56 )
93+
#define ARMBITREVINDEXTABLE_128_TABLE_LENGTH ((uint16_t)208 )
94+
#define ARMBITREVINDEXTABLE_256_TABLE_LENGTH ((uint16_t)440 )
95+
#define ARMBITREVINDEXTABLE_512_TABLE_LENGTH ((uint16_t)448 )
96+
#define ARMBITREVINDEXTABLE1024_TABLE_LENGTH ((uint16_t)1800)
97+
#define ARMBITREVINDEXTABLE2048_TABLE_LENGTH ((uint16_t)3808)
98+
#define ARMBITREVINDEXTABLE4096_TABLE_LENGTH ((uint16_t)4032)
99+
100+
extern const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE__16_TABLE_LENGTH];
101+
extern const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE__32_TABLE_LENGTH];
102+
extern const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE__64_TABLE_LENGTH];
103+
extern const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH];
104+
extern const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH];
105+
extern const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH];
106+
extern const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE1024_TABLE_LENGTH];
107+
extern const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE2048_TABLE_LENGTH];
108+
extern const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE4096_TABLE_LENGTH];
109+
110+
/* fixed-point bit reversal tables */
111+
#define ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH ((uint16_t)12 )
112+
#define ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH ((uint16_t)24 )
113+
#define ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH ((uint16_t)56 )
114+
#define ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH ((uint16_t)112 )
115+
#define ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH ((uint16_t)240 )
116+
#define ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH ((uint16_t)480 )
117+
#define ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH ((uint16_t)992 )
118+
#define ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH ((uint16_t)1984)
119+
#define ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH ((uint16_t)4032)
120+
121+
extern const uint16_t armBitRevIndexTable_fixed_16[ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH];
122+
extern const uint16_t armBitRevIndexTable_fixed_32[ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH];
123+
extern const uint16_t armBitRevIndexTable_fixed_64[ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH];
124+
extern const uint16_t armBitRevIndexTable_fixed_128[ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH];
125+
extern const uint16_t armBitRevIndexTable_fixed_256[ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH];
126+
extern const uint16_t armBitRevIndexTable_fixed_512[ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH];
127+
extern const uint16_t armBitRevIndexTable_fixed_1024[ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH];
128+
extern const uint16_t armBitRevIndexTable_fixed_2048[ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH];
129+
extern const uint16_t armBitRevIndexTable_fixed_4096[ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH];
130+
131+
/* Tables for Fast Math Sine and Cosine */
132+
extern const float32_t sinTable_f32[FAST_MATH_TABLE_SIZE + 1];
133+
extern const q31_t sinTable_q31[FAST_MATH_TABLE_SIZE + 1];
134+
extern const q15_t sinTable_q15[FAST_MATH_TABLE_SIZE + 1];
135+
136+
#endif /* ARM_COMMON_TABLES_H */

‎04.Timer/08.PWM_20KHZ/CMSIS/core/arm_const_structs.h‎

Lines changed: 79 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,79 @@
1+
/* ----------------------------------------------------------------------
2+
* Copyright (C) 2010-2014 ARM Limited. All rights reserved.
3+
*
4+
* $Date: 19. March 2015
5+
* $Revision: V.1.4.5
6+
*
7+
* Project: CMSIS DSP Library
8+
* Title: arm_const_structs.h
9+
*
10+
* Description: This file has constant structs that are initialized for
11+
* user convenience. For example, some can be given as
12+
* arguments to the arm_cfft_f32() function.
13+
*
14+
* Target Processor: Cortex-M4/Cortex-M3
15+
*
16+
* Redistribution and use in source and binary forms, with or without
17+
* modification, are permitted provided that the following conditions
18+
* are met:
19+
* - Redistributions of source code must retain the above copyright
20+
* notice, this list of conditions and the following disclaimer.
21+
* - Redistributions in binary form must reproduce the above copyright
22+
* notice, this list of conditions and the following disclaimer in
23+
* the documentation and/or other materials provided with the
24+
* distribution.
25+
* - Neither the name of ARM LIMITED nor the names of its contributors
26+
* may be used to endorse or promote products derived from this
27+
* software without specific prior written permission.
28+
*
29+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
32+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
33+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
34+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
35+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
36+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
37+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
38+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
39+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
40+
* POSSIBILITY OF SUCH DAMAGE.
41+
* -------------------------------------------------------------------- */
42+
43+
#ifndef _ARM_CONST_STRUCTS_H
44+
#define _ARM_CONST_STRUCTS_H
45+
46+
#include "arm_math.h"
47+
#include "arm_common_tables.h"
48+
49+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len16;
50+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len32;
51+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len64;
52+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len128;
53+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len256;
54+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len512;
55+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024;
56+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048;
57+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096;
58+
59+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len16;
60+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len32;
61+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len64;
62+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len128;
63+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len256;
64+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len512;
65+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024;
66+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048;
67+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096;
68+
69+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len16;
70+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len32;
71+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len64;
72+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len128;
73+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len256;
74+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len512;
75+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024;
76+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048;
77+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096;
78+
79+
#endif

0 commit comments

Comments
 (0)