GitHub - prigoyal/pytorch at 98ac4542e0e097cd1b26c62d0ffe7fb37230347c

prigoyal / pytorch Public

forked from pytorch/pytorch

Notifications You must be signed in to change notification settings
Fork 0
Star 1

Tensors and Dynamic neural networks in Python with strong GPU acceleration

pytorch.org

View license

1 star 26.3k forks Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 762 Commits
cmake		cmake
generic		generic
vector		vector
CMakeLists.txt		CMakeLists.txt
README.md		README.md
TH.h		TH.h
THAllocator.c		THAllocator.c
THAllocator.h		THAllocator.h
THAtomic.c		THAtomic.c
THAtomic.h		THAtomic.h
THBlas.c		THBlas.c
THBlas.h		THBlas.h
THConfig.cmake.in		THConfig.cmake.in
THDiskFile.c		THDiskFile.c
THDiskFile.h		THDiskFile.h
THFile.c		THFile.c
THFile.h		THFile.h
THFilePrivate.h		THFilePrivate.h
THGeneral.c		THGeneral.c
THGeneral.h.in		THGeneral.h.in
THGenerateAllTypes.h		THGenerateAllTypes.h
THGenerateByteType.h		THGenerateByteType.h
THGenerateCharType.h		THGenerateCharType.h
THGenerateDoubleType.h		THGenerateDoubleType.h
THGenerateFloatType.h		THGenerateFloatType.h
THGenerateFloatTypes.h		THGenerateFloatTypes.h
THGenerateHalfType.h		THGenerateHalfType.h
THGenerateIntType.h		THGenerateIntType.h
THGenerateIntTypes.h		THGenerateIntTypes.h
THGenerateLongType.h		THGenerateLongType.h
THGenerateShortType.h		THGenerateShortType.h
THHalf.c		THHalf.c
THHalf.h		THHalf.h
THLapack.c		THLapack.c
THLapack.h		THLapack.h
THLogAdd.c		THLogAdd.c
THLogAdd.h		THLogAdd.h
THMath.h		THMath.h
THMemoryFile.c		THMemoryFile.c
THMemoryFile.h		THMemoryFile.h
THRandom.c		THRandom.c
THRandom.h		THRandom.h
THSize.c		THSize.c
THSize.h		THSize.h
THStorage.c		THStorage.c
THStorage.h		THStorage.h
THTensor.c		THTensor.c
THTensor.h		THTensor.h
THTensorApply.h		THTensorApply.h
THTensorDimApply.h		THTensorDimApply.h
THTensorMacros.h		THTensorMacros.h
THVector.c		THVector.c
THVector.h		THVector.h

Repository files navigation

Environment variables control the disabling of certain explicit SIMD optimizations.

x64 options: TH_NO_AVX2=1 # disable AVX2 codepaths TH_NO_AVX=1 # disable AVX codepaths TH_NO_SSE=1 # disable SSE codepaths ppc64le options: TH_NO_VSX=1 # disable VSX codepaths