Skip to content

Commit 8215ac9

Browse files
fpistmfpistm
committed
system(U5) update STM32U5xx HAL Drivers to v1.3.0
Included in STM32CubeU5 FW v1.3.0 Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
1 parent 8ff274a commit 8215ac9

File tree

101 files changed

+10773
-2046
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

101 files changed

+10773
-2046
lines changed

‎system/Drivers/STM32U5xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h‎

Lines changed: 10 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -37,16 +37,12 @@ extern "C" {
3737
#define AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF
3838
#define AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR
3939
#define AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR
40-
#if defined(STM32U5) || defined(STM32H7) || defined(STM32MP1)
40+
#if defined(STM32H7) || defined(STM32MP1)
4141
#define CRYP_DATATYPE_32B CRYP_NO_SWAP
4242
#define CRYP_DATATYPE_16B CRYP_HALFWORD_SWAP
4343
#define CRYP_DATATYPE_8B CRYP_BYTE_SWAP
4444
#define CRYP_DATATYPE_1B CRYP_BIT_SWAP
45-
#if defined(STM32U5)
46-
#define CRYP_CCF_CLEAR CRYP_CLEAR_CCF
47-
#define CRYP_ERR_CLEAR CRYP_CLEAR_RWEIF
48-
#endif /* STM32U5 */
49-
#endif /* STM32U5 || STM32H7 || STM32MP1 */
45+
#endif /* STM32H7 || STM32MP1 */
5046
/**
5147
* @}
5248
*/
@@ -3647,7 +3643,7 @@ extern "C" {
36473643
#define RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2
36483644

36493645
#if defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) || \
3650-
defined(STM32WL) || defined(STM32C0)
3646+
defined(STM32WL) || defined(STM32C0)
36513647
#define RCC_RTCCLKSOURCE_NO_CLK RCC_RTCCLKSOURCE_NONE
36523648
#else
36533649
#define RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK
@@ -3749,6 +3745,7 @@ extern "C" {
37493745
#define __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE
37503746
#define RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2
37513747
#define RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1
3748+
37523749
#define RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1
37533750
#define RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1
37543751

@@ -3931,6 +3928,12 @@ extern "C" {
39313928
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))
39323929
#endif /* STM32F1 */
39333930

3931+
#if defined (STM32F0) || defined (STM32F2) || defined (STM32F3) || defined (STM32F4) || defined (STM32F7) || \
3932+
defined (STM32H7) || \
3933+
defined (STM32L0) || defined (STM32L1)
3934+
#define __HAL_RTC_TAMPER_GET_IT __HAL_RTC_TAMPER_GET_FLAG
3935+
#endif
3936+
39343937
#define IS_ALARM IS_RTC_ALARM
39353938
#define IS_ALARM_MASK IS_RTC_ALARM_MASK
39363939
#define IS_TAMPER IS_RTC_TAMPER

‎system/Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_conf_template.h‎

Lines changed: 12 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -51,6 +51,7 @@ extern "C" {
5151
#define HAL_FLASH_MODULE_ENABLED
5252
#define HAL_FMAC_MODULE_ENABLED
5353
#define HAL_GFXMMU_MODULE_ENABLED
54+
#define HAL_GFXTIM_MODULE_ENABLED
5455
#define HAL_GPIO_MODULE_ENABLED
5556
#define HAL_GPU2D_MODULE_ENABLED
5657
#define HAL_GTZC_MODULE_ENABLED
@@ -60,6 +61,7 @@ extern "C" {
6061
#define HAL_ICACHE_MODULE_ENABLED
6162
#define HAL_IRDA_MODULE_ENABLED
6263
#define HAL_IWDG_MODULE_ENABLED
64+
#define HAL_JPEG_MODULE_ENABLED
6365
#define HAL_LPTIM_MODULE_ENABLED
6466
#define HAL_LTDC_MODULE_ENABLED
6567
#define HAL_MDF_MODULE_ENABLED
@@ -203,16 +205,17 @@ vary depending on the variations in voltage and temperature.*/
203205
#define USE_HAL_DCMI_REGISTER_CALLBACKS 0U /* DCMI register callback disabled */
204206
#define USE_HAL_DMA2D_REGISTER_CALLBACKS 0U /* DMA2D register callback disabled */
205207
#define USE_HAL_DSI_REGISTER_CALLBACKS 0U /* DSI register callback disabled */
206-
#define USE_HAL_ETH_REGISTER_CALLBACKS 0U /* ETH register callback disabled */
207208
#define USE_HAL_FDCAN_REGISTER_CALLBACKS 0U /* FDCAN register callback disabled */
208209
#define USE_HAL_FMAC_REGISTER_CALLBACKS 0U /* FMAC register callback disabled */
209210
#define USE_HAL_GFXMMU_REGISTER_CALLBACKS 0U /* GFXMMU register callback disabled */
211+
#define USE_HAL_GFXTIM_REGISTER_CALLBACKS 0U /* GFXTIM register callback disabled */
210212
#define USE_HAL_GPU2D_REGISTER_CALLBACKS 0U /* GPU2D register callback disabled */
211213
#define USE_HAL_HASH_REGISTER_CALLBACKS 0U /* HASH register callback disabled */
212214
#define USE_HAL_HCD_REGISTER_CALLBACKS 0U /* HCD register callback disabled */
213215
#define USE_HAL_I2C_REGISTER_CALLBACKS 0U /* I2C register callback disabled */
214216
#define USE_HAL_IWDG_REGISTER_CALLBACKS 0U /* IWDG register callback disabled */
215217
#define USE_HAL_IRDA_REGISTER_CALLBACKS 0U /* IRDA register callback disabled */
218+
#define USE_HAL_JPEG_REGISTER_CALLBACKS 0U /* JPEG register callback disabled */
216219
#define USE_HAL_LPTIM_REGISTER_CALLBACKS 0U /* LPTIM register callback disabled */
217220
#define USE_HAL_LTDC_REGISTER_CALLBACKS 0U /* LTDC register callback disabled */
218221
#define USE_HAL_MDF_REGISTER_CALLBACKS 0U /* MDF register callback disabled */
@@ -327,6 +330,10 @@ vary depending on the variations in voltage and temperature.*/
327330
#include "stm32u5xx_hal_gfxmmu.h"
328331
#endif /* HAL_GFXMMU_MODULE_ENABLED */
329332

333+
#ifdef HAL_GFXTIM_MODULE_ENABLED
334+
#include "stm32u5xx_hal_gfxtim.h"
335+
#endif /* HAL_GFXTIM_MODULE_ENABLED */
336+
330337
#ifdef HAL_HASH_MODULE_ENABLED
331338
#include "stm32u5xx_hal_hash.h"
332339
#endif /* HAL_HASH_MODULE_ENABLED */
@@ -355,6 +362,10 @@ vary depending on the variations in voltage and temperature.*/
355362
#include "stm32u5xx_hal_iwdg.h"
356363
#endif /* HAL_IWDG_MODULE_ENABLED */
357364

365+
#ifdef HAL_JPEG_MODULE_ENABLED
366+
#include "stm32u5xx_hal_jpeg.h"
367+
#endif /* HAL_JPEG_MODULE_ENABLED */
368+
358369
#ifdef HAL_LPTIM_MODULE_ENABLED
359370
#include "stm32u5xx_hal_lptim.h"
360371
#endif /* HAL_LPTIM_MODULE_ENABLED */

‎system/Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_crc.h‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -318,7 +318,7 @@ uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t
318318
/** @defgroup CRC_Exported_Functions_Group3 Peripheral State functions
319319
* @{
320320
*/
321-
HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc);
321+
HAL_CRC_StateTypeDef HAL_CRC_GetState(const CRC_HandleTypeDef *hcrc);
322322
/**
323323
* @}
324324
*/

‎system/Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_cryp.h‎

Lines changed: 79 additions & 24 deletions
Original file line numberDiff line numberDiff line change
@@ -77,7 +77,6 @@ typedef struct
7777

7878
} CRYP_ConfigTypeDef;
7979

80-
8180
/**
8281
* @brief CRYP State Structure definition
8382
*/
@@ -92,6 +91,31 @@ typedef enum
9291
#endif /* USE_HAL_CRYP_SUSPEND_RESUME */
9392
} HAL_CRYP_STATETypeDef;
9493

94+
/**
95+
* @brief CRYP Context Structure definition
96+
*/
97+
98+
typedef struct
99+
{
100+
uint32_t DataType; /*!< This parameter can be a value of @ref CRYP_Data_Type */
101+
uint32_t KeySize; /*!< This parameter can be a value of @ref CRYP_Key_Size */
102+
uint32_t *pKey; /*!< The key used for encryption/decryption */
103+
uint32_t *pInitVect; /*!< The initialization vector, counter with CBC and CTR Algorithm */
104+
uint32_t Algorithm; /*!< This parameter can be a value of @ref CRYP_Algorithm_Mode */
105+
uint32_t DataWidthUnit; /*!< This parameter can be value of @ref CRYP_Data_Width_Unit */
106+
uint32_t KeyIVConfigSkip; /*!< This parameter can be a value of @ref CRYP_Configuration_Skip */
107+
uint32_t KeyMode; /*!< This parameter can be value of @ref CRYP_Key_Mode */
108+
uint32_t Phase; /*!< CRYP peripheral phase */
109+
uint32_t KeyIVConfig; /*!< CRYP peripheral Key and IV configuration flag */
110+
uint32_t CR_Reg; /*!< CRYP CR register */
111+
uint32_t IER_Reg; /*!< CRYP IER register */
112+
uint32_t IVR0_Reg; /*!< CRYP IVR0 register */
113+
uint32_t IVR1_Reg; /*!< CRYP IVR1 register */
114+
uint32_t IVR2_Reg; /*!< CRYP IVR2 register */
115+
uint32_t IVR3_Reg; /*!< CRYP IVR3 register */
116+
117+
} CRYP_ContextTypeDef;
118+
95119
#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
96120
/**
97121
* @brief HAL CRYP mode suspend definitions
@@ -238,6 +262,7 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point
238262
#define HAL_CRYP_ERROR_INVALID_CALLBACK ((uint32_t)0x00000080U) /*!< Invalid Callback error */
239263
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
240264
#define HAL_CRYP_ERROR_KEY 0x00000100U /*!< Key error */
265+
#define HAL_CRYP_ERROR_RNG 0x00000200U /*!< Rng error */
241266
/**
242267
* @}
243268
*/
@@ -339,10 +364,15 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point
339364
* @{
340365
*/
341366

342-
#define CRYP_NO_SWAP 0x00000000U /*!< 32-bit data type (no swapping) */
343-
#define CRYP_HALFWORD_SWAP AES_CR_DATATYPE_0 /*!< 16-bit data type (half-word swapping) */
344-
#define CRYP_BYTE_SWAP AES_CR_DATATYPE_1 /*!< 8-bit data type (byte swapping) */
345-
#define CRYP_BIT_SWAP AES_CR_DATATYPE /*!< 1-bit data type (bit swapping) */
367+
#define CRYP_DATATYPE_32B 0x00000000U
368+
#define CRYP_DATATYPE_16B AES_CR_DATATYPE_0
369+
#define CRYP_DATATYPE_8B AES_CR_DATATYPE_1
370+
#define CRYP_DATATYPE_1B AES_CR_DATATYPE
371+
372+
#define CRYP_NO_SWAP CRYP_DATATYPE_32B /*!< 32-bit data type (no swapping) */
373+
#define CRYP_HALFWORD_SWAP CRYP_DATATYPE_16B /*!< 16-bit data type (half-word swapping) */
374+
#define CRYP_BYTE_SWAP CRYP_DATATYPE_8B /*!< 8-bit data type (byte swapping) */
375+
#define CRYP_BIT_SWAP CRYP_DATATYPE_1B /*!< 1-bit data type (bit swapping) */
346376

347377
/**
348378
* @}
@@ -351,9 +381,10 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point
351381
/** @defgroup CRYP_Interrupt CRYP Interrupt
352382
* @{
353383
*/
354-
#define CRYP_IT_CCFIE AES_IER_CCFIE /*!< Computation Complete interrupt enable */
355-
#define CRYP_IT_RWEIE AES_IER_RWEIE /*!< Read or write Error interrupt enable */
356-
#define CRYP_IT_KEIE AES_IER_KEIE /*!< Key error interrupt enable */
384+
#define CRYP_IT_CCFIE AES_IER_CCFIE /*!< Computation Complete interrupt enable */
385+
#define CRYP_IT_RWEIE AES_IER_RWEIE /*!< Read or write Error interrupt enable */
386+
#define CRYP_IT_KEIE AES_IER_KEIE /*!< Key error interrupt enable */
387+
#define CRYP_IT_RNGEIE AES_IER_RNGEIE /*!< Rng error interrupt enable */
357388

358389
/**
359390
* @}
@@ -363,14 +394,15 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point
363394
* @{
364395
*/
365396

366-
#define CRYP_FLAG_BUSY AES_SR_BUSY /*!< GCM process suspension forbidden
367-
also set when transferring a shared key from SAES peripheral */
368-
#define CRYP_FLAG_WRERR (AES_SR_WRERR | 0x80000000U) /*!< Write Error flag */
369-
#define CRYP_FLAG_RDERR (AES_SR_RDERR | 0x80000000U) /*!< Read error flag */
370-
#define CRYP_FLAG_CCF AES_SR_CCF /*!< Computation completed flag as AES_ISR_CCF */
371-
#define CRYP_FLAG_KEYVALID AES_SR_KEYVALID /*!< Key Valid flag */
372-
#define CRYP_FLAG_KEIF AES_ISR_KEIF /*Key error interrupt flag */
373-
#define CRYP_FLAG_RWEIF AES_ISR_RWEIF /*Read or write error Interrupt flag */
397+
#define CRYP_FLAG_BUSY AES_SR_BUSY /*!< GCM process suspension forbidden also set when
398+
transferring a shared key from SAES peripheral */
399+
#define CRYP_FLAG_WRERR (AES_SR_WRERR | 0x80000000U) /*!< Write Error flag */
400+
#define CRYP_FLAG_RDERR (AES_SR_RDERR | 0x80000000U) /*!< Read error flag */
401+
#define CRYP_FLAG_CCF AES_ISR_CCF /*!< Computation completed flag as AES_ISR_CCF */
402+
#define CRYP_FLAG_KEYVALID AES_SR_KEYVALID /*!< Key Valid flag */
403+
#define CRYP_FLAG_KEIF AES_ISR_KEIF /*!<Key error interrupt flag */
404+
#define CRYP_FLAG_RWEIF AES_ISR_RWEIF /*!<Read or write error Interrupt flag */
405+
#define CRYP_FLAG_RNGEIF AES_ISR_RNGEIF /*!<RNG error interrupt flag */
374406

375407

376408
/**
@@ -381,10 +413,12 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point
381413
* @{
382414
*/
383415

384-
#define CRYP_CLEAR_CCF AES_ICR_CCF /* Computation Complete Flag Clear */
385-
#define CRYP_CLEAR_RWEIF AES_ICR_RWEIF /* Clear Error Flag : RWEIF in AES_ISR and
416+
#define CRYP_CLEAR_CCF AES_ICR_CCF /*!< Computation Complete Flag Clear */
417+
#define CRYP_CLEAR_RWEIF AES_ICR_RWEIF /*!< Clear Error Flag : RWEIF in AES_ISR and
386418
both RDERR and WRERR flags in AES_SR */
387-
#define CRYP_CLEAR_KEIF AES_ICR_KEIF /* Clear Key Error Flag: KEIF in AES_ISR */
419+
#define CRYP_CLEAR_KEIF AES_ICR_KEIF /*!< Clear Key Error Flag: KEIF in AES_ISR */
420+
#define CRYP_CLEAR_RNGEIF AES_ICR_RNGEIF /*!< Clear rng Error Flag: RNGEIF in AES_ISR */
421+
388422

389423
/**
390424
* @}
@@ -394,9 +428,10 @@ typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< point
394428
* @{
395429
*/
396430

397-
#define CRYP_KEYIVCONFIG_ALWAYS 0x00000000U /*!< Peripheral Key and IV configuration to do systematically */
398-
#define CRYP_KEYIVCONFIG_ONCE 0x00000001U /*!< Peripheral Key and IV configuration to do only once */
399-
#define CRYP_KEYNOCONFIG 0x00000002U /*!< Peripheral Key configuration to not do */
431+
#define CRYP_KEYIVCONFIG_ALWAYS 0x00000000U /*!< Peripheral Key and IV configuration to do systematically */
432+
#define CRYP_KEYIVCONFIG_ONCE 0x00000001U /*!< Peripheral Key and IV configuration to do only once */
433+
#define CRYP_KEYNOCONFIG 0x00000002U /*!< Peripheral Key configuration to not do */
434+
#define CRYP_IVCONFIG_ONCE 0x00000004U /*!< Peripheral IV configuration do once for interleave mode */
400435

401436
/**
402437
* @}
@@ -552,6 +587,9 @@ void HAL_CRYP_ProcessSuspend(CRYP_HandleTypeDef *hcryp);
552587
HAL_StatusTypeDef HAL_CRYP_Suspend(CRYP_HandleTypeDef *hcryp);
553588
HAL_StatusTypeDef HAL_CRYP_Resume(CRYP_HandleTypeDef *hcryp);
554589
#endif /* defined (USE_HAL_CRYP_SUSPEND_RESUME) */
590+
HAL_StatusTypeDef HAL_CRYP_SaveContext(CRYP_HandleTypeDef *hcryp, CRYP_ContextTypeDef *pcont);
591+
HAL_StatusTypeDef HAL_CRYP_RestoreContext(CRYP_HandleTypeDef *hcryp, CRYP_ContextTypeDef *pcont);
592+
555593
/**
556594
* @}
557595
*/
@@ -580,11 +618,11 @@ HAL_StatusTypeDef HAL_CRYP_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint32_t *pInp
580618
*/
581619
/* Interrupt Handler functions **********************************************/
582620
void HAL_CRYP_IRQHandler(CRYP_HandleTypeDef *hcryp);
583-
HAL_CRYP_STATETypeDef HAL_CRYP_GetState(CRYP_HandleTypeDef *hcryp);
621+
HAL_CRYP_STATETypeDef HAL_CRYP_GetState(const CRYP_HandleTypeDef *hcryp);
584622
void HAL_CRYP_InCpltCallback(CRYP_HandleTypeDef *hcryp);
585623
void HAL_CRYP_OutCpltCallback(CRYP_HandleTypeDef *hcryp);
586624
void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp);
587-
uint32_t HAL_CRYP_GetError(CRYP_HandleTypeDef *hcryp);
625+
uint32_t HAL_CRYP_GetError(const CRYP_HandleTypeDef *hcryp);
588626

589627
/**
590628
* @}
@@ -618,6 +656,8 @@ uint32_t HAL_CRYP_GetError(CRYP_HandleTypeDef *hcryp);
618656
((DATATYPE) == CRYP_BIT_SWAP))
619657

620658
#define IS_CRYP_INIT(CONFIG)(((CONFIG) == CRYP_KEYIVCONFIG_ALWAYS) || \
659+
((CONFIG) == CRYP_KEYNOCONFIG) || \
660+
((CONFIG) == CRYP_IVCONFIG_ONCE) || \
621661
((CONFIG) == CRYP_KEYIVCONFIG_ONCE))
622662

623663
#define IS_CRYP_BUFFERSIZE(ALGO, DATAWIDTH, SIZE) \
@@ -634,6 +674,13 @@ uint32_t HAL_CRYP_GetError(CRYP_HandleTypeDef *hcryp);
634674

635675

636676
/* Private constants ---------------------------------------------------------*/
677+
/** @defgroup CRYP_Private_Constants CRYP Private Constants
678+
* @{
679+
*/
680+
681+
/**
682+
* @}
683+
*/
637684
/* Private defines -----------------------------------------------------------*/
638685
/** @defgroup CRYP_Private_Defines CRYP Private Defines
639686
* @{
@@ -644,6 +691,14 @@ uint32_t HAL_CRYP_GetError(CRYP_HandleTypeDef *hcryp);
644691
*/
645692

646693
/* Private variables ---------------------------------------------------------*/
694+
/** @defgroup CRYP_Private_Variables CRYP Private Variables
695+
* @{
696+
*/
697+
698+
/**
699+
* @}
700+
*/
701+
647702
/* Private functions ---------------------------------------------------------*/
648703
/** @defgroup CRYP_Private_Functions CRYP Private Functions
649704
* @{

‎system/Drivers/STM32U5xx_HAL_Driver/Inc/stm32u5xx_hal_cryp_ex.h‎

Lines changed: 58 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -39,12 +39,66 @@ extern "C" {
3939
*/
4040

4141
/* Exported types ------------------------------------------------------------*/
42+
/** @defgroup CRYPEx_Exported_Types CRYPEx Exported Types
43+
* @{
44+
*/
45+
46+
/**
47+
* @}
48+
*/
4249
/* Exported constants --------------------------------------------------------*/
50+
/** @defgroup CRYPEx_Exported_Constants CRYPEx Constants
51+
* @{
52+
*/
53+
54+
/**
55+
* @}
56+
*/
4357
/* Private types -------------------------------------------------------------*/
58+
/** @defgroup CRYPEx_Private_Types CRYPEx Private Types
59+
* @{
60+
*/
61+
62+
/**
63+
* @}
64+
*/
65+
4466
/* Private variables ---------------------------------------------------------*/
67+
/** @defgroup CRYPEx_Private_Variables CRYPEx Private Variables
68+
* @{
69+
*/
70+
71+
/**
72+
* @}
73+
*/
74+
4575
/* Private constants ---------------------------------------------------------*/
76+
/** @defgroup CRYPEx_Private_Constants CRYPEx Private Constants
77+
* @{
78+
*/
79+
80+
/**
81+
* @}
82+
*/
83+
4684
/* Private macros ------------------------------------------------------------*/
85+
/** @defgroup CRYPEx_Private_Macros CRYPEx Private Macros
86+
* @{
87+
*/
88+
89+
/**
90+
* @}
91+
*/
92+
4793
/* Private functions ---------------------------------------------------------*/
94+
/** @defgroup CRYPEx_Private_Functions CRYPEx Private Functions
95+
* @{
96+
*/
97+
98+
/**
99+
* @}
100+
*/
101+
48102
/* Exported functions --------------------------------------------------------*/
49103
/** @defgroup CRYPEx_Exported_Functions CRYPEx Exported Functions
50104
* @{
@@ -53,8 +107,10 @@ extern "C" {
53107
/** @addtogroup CRYPEx_Exported_Functions_Group1 Extended AES processing functions
54108
* @{
55109
*/
56-
HAL_StatusTypeDef HAL_CRYPEx_AESGCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *pAuthTag, uint32_t Timeout);
57-
HAL_StatusTypeDef HAL_CRYPEx_AESCCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *pAuthTag, uint32_t Timeout);
110+
HAL_StatusTypeDef HAL_CRYPEx_AESGCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, const uint32_t *pAuthTag,
111+
uint32_t Timeout);
112+
HAL_StatusTypeDef HAL_CRYPEx_AESCCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, const uint32_t *pAuthTag,
113+
uint32_t Timeout);
58114
/**
59115
* @}
60116
*/

0 commit comments

Comments
 (0)