Add and gate.v

Author: pan209

example/verilog/and_gate.v

@@ -0,0 +1,8 @@
+module and_gate(a,b,o);
+input a,b;
+output o;
+
+and (o,a,b);
+
+
+endmodule