Skip to content

Pull requests: zephyrproject-rtos/zephyr

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

arch and dma thead and bflb bugfixes area: DMA Direct Memory Access area: RISCV RISCV Architecture (32-bit & 64-bit) bug The issue is a bug, or the PR is fixing a bug platform: Bouffalo Lab
#98715 opened Nov 1, 2025 by VynDragon Loading…
riscv: improve extension handeling area: Build System area: RISCV RISCV Architecture (32-bit & 64-bit) area: Toolchains Toolchains
#98412 opened Oct 28, 2025 by maass-hamburg Loading…
Revert "riscv: pmp: Add helper to write PMP configuration CSRs" area: RISCV RISCV Architecture (32-bit & 64-bit)
#98342 opened Oct 27, 2025 by fsammoura1980 Loading…
boards: litex: dts: improve formating of reg values area: Boards/SoCs area: RISCV RISCV Architecture (32-bit & 64-bit) platform: LiteX Trivial Changes that can be reviewed by anyone, i.e. doc changes, minor build system tweaks, etc.
#98226 opened Oct 24, 2025 by maass-hamburg Loading…
drivers: spi: renesas: Fix issues with spi_bitbang sample on RZ/A3UL area: ARM64 ARM (64-bit) Architecture area: Boards/SoCs area: SPI SPI bus bug The issue is a bug, or the PR is fixing a bug platform: Renesas R-Car Renesas R-Car platforms: Renesas RZ
#98135 opened Oct 23, 2025 by nhutnguyenkc Loading… v4.3.0
riscv: Make static ROM PMP entry conditional on MEM_ATTR area: RISCV RISCV Architecture (32-bit & 64-bit)
#97763 opened Oct 17, 2025 by fsammoura1980 Loading…
riscv: pmp: Add macro to convert DT memory attributes to PMP permissions area: RISCV RISCV Architecture (32-bit & 64-bit) area: Tests Issues related to a particular existing or missing test
#97499 opened Oct 13, 2025 by fsammoura1980 Loading…
boards: litex: add missing netif:eth to supported area: Boards/SoCs area: RISCV RISCV Architecture (32-bit & 64-bit) platform: LiteX size: XS A PR changing only a single line of code Trivial Changes that can be reviewed by anyone, i.e. doc changes, minor build system tweaks, etc.
#97445 opened Oct 13, 2025 by maass-hamburg Loading… v4.3.0
riscv: pmp: Consolidate PMP entry writes in z_riscv_pmp_init area: RISCV RISCV Architecture (32-bit & 64-bit)
#97315 opened Oct 9, 2025 by fsammoura1980 Loading…
arch: riscv: Remove early MPRV catch-all in pmp_init area: RISCV RISCV Architecture (32-bit & 64-bit)
#97314 opened Oct 9, 2025 by fsammoura1980 Loading…
arch: riscv: Add function to clear all unlocked PMP entries area: Architectures area: RISCV RISCV Architecture (32-bit & 64-bit) area: Tests Issues related to a particular existing or missing test
#97310 opened Oct 9, 2025 by fsammoura1980 Loading… v4.4.0
riscv: pmp: Add support for custom user-defined PMP entry area: Architectures area: RISCV RISCV Architecture (32-bit & 64-bit) area: Tests Issues related to a particular existing or missing test
#96241 opened Sep 18, 2025 by fsammoura1980 Loading…
arch/riscv: Defer locking of interrupt stack guard PMP entry area: RISCV RISCV Architecture (32-bit & 64-bit) size: XS A PR changing only a single line of code
#96189 opened Sep 18, 2025 by fsammoura1980 Loading…
arch/riscv: Allow overriding ROM region for PMP setup area: RISCV RISCV Architecture (32-bit & 64-bit)
#96183 opened Sep 17, 2025 by fsammoura1980 Loading…
arch/riscv: Add SMRNMI extension support to Zephyr area: Architectures area: RISCV RISCV Architecture (32-bit & 64-bit)
#93780 opened Jul 28, 2025 by AFOliveira Loading…
ProTip! no:milestone will show everything without a milestone.