Skip to content

Commit 2579374

Browse files
d-philpotd-philpot
committed
dts: add I2C nodes for MSPM0
Adds devicetree entries for different I2C peripherals on MSPM0 devices and dts binding changes for I2C driver. Signed-off-by: Dylan Philpot <d-philpot@ti.com>
1 parent b7f1107 commit 2579374

File tree

13 files changed

+315
-0
lines changed

13 files changed

+315
-0
lines changed

‎dts/arm/ti/mspm0/g/mspm0g110x.dtsi‎

Lines changed: 27 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,30 @@
11
/* SPDX-License-Identifier: Apache-2.0 */
22

33
#include <ti/mspm0/g/mspm0g.dtsi>
4+
#include <zephyr/dt-bindings/i2c/i2c.h>
5+
6+
/ {
7+
soc {
8+
i2c0: i2c@400f0000 {
9+
compatible = "ti,mspm0-i2c";
10+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
11+
clock-frequency = <I2C_BITRATE_STANDARD>;
12+
#address-cells = <1>;
13+
#size-cells = <0>;
14+
reg = <0x400f0000 0x2000>;
15+
interrupts = <24 0>;
16+
status = "disabled";
17+
};
18+
19+
i2c1: i2c@400f2000 {
20+
compatible = "ti,mspm0-i2c";
21+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
22+
clock-frequency = <I2C_BITRATE_STANDARD>;
23+
#address-cells = <1>;
24+
#size-cells = <0>;
25+
reg = <0x400f2000 0x2000>;
26+
interrupts = <25 0>;
27+
status = "disabled";
28+
};
29+
};
30+
};

‎dts/arm/ti/mspm0/g/mspm0g150x.dtsi‎

Lines changed: 27 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,30 @@
11
/* SPDX-License-Identifier: Apache-2.0 */
22

33
#include <ti/mspm0/g/mspm0g.dtsi>
4+
#include <zephyr/dt-bindings/i2c/i2c.h>
5+
6+
/ {
7+
soc {
8+
i2c0: i2c@400f0000 {
9+
compatible = "ti,mspm0-i2c";
10+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
11+
clock-frequency = <I2C_BITRATE_STANDARD>;
12+
#address-cells = <1>;
13+
#size-cells = <0>;
14+
reg = <0x400f0000 0x2000>;
15+
interrupts = <24 0>;
16+
status = "disabled";
17+
};
18+
19+
i2c1: i2c@400f2000 {
20+
compatible = "ti,mspm0-i2c";
21+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
22+
clock-frequency = <I2C_BITRATE_STANDARD>;
23+
#address-cells = <1>;
24+
#size-cells = <0>;
25+
reg = <0x400f2000 0x2000>;
26+
interrupts = <25 0>;
27+
status = "disabled";
28+
};
29+
};
30+
};

‎dts/arm/ti/mspm0/g/mspm0g310x.dtsi‎

Lines changed: 27 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,30 @@
11
/* SPDX-License-Identifier: Apache-2.0 */
22

33
#include <ti/mspm0/g/mspm0g.dtsi>
4+
#include <zephyr/dt-bindings/i2c/i2c.h>
5+
6+
/ {
7+
soc {
8+
i2c0: i2c@400f0000 {
9+
compatible = "ti,mspm0-i2c";
10+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
11+
clock-frequency = <I2C_BITRATE_STANDARD>;
12+
#address-cells = <1>;
13+
#size-cells = <0>;
14+
reg = <0x400f0000 0x2000>;
15+
interrupts = <24 0>;
16+
status = "disabled";
17+
};
18+
19+
i2c1: i2c@400f2000 {
20+
compatible = "ti,mspm0-i2c";
21+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
22+
clock-frequency = <I2C_BITRATE_STANDARD>;
23+
#address-cells = <1>;
24+
#size-cells = <0>;
25+
reg = <0x400f2000 0x2000>;
26+
interrupts = <25 0>;
27+
status = "disabled";
28+
};
29+
};
30+
};

‎dts/arm/ti/mspm0/g/mspm0g350x.dtsi‎

Lines changed: 27 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,30 @@
11
/* SPDX-License-Identifier: Apache-2.0 */
22

33
#include <ti/mspm0/g/mspm0g.dtsi>
4+
#include <zephyr/dt-bindings/i2c/i2c.h>
5+
6+
/ {
7+
soc {
8+
i2c0: i2c@400f0000 {
9+
compatible = "ti,mspm0-i2c";
10+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
11+
clock-frequency = <I2C_BITRATE_STANDARD>;
12+
#address-cells = <1>;
13+
#size-cells = <0>;
14+
reg = <0x400f0000 0x2000>;
15+
interrupts = <24 0>;
16+
status = "disabled";
17+
};
18+
19+
i2c1: i2c@400f2000 {
20+
compatible = "ti,mspm0-i2c";
21+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
22+
clock-frequency = <I2C_BITRATE_STANDARD>;
23+
#address-cells = <1>;
24+
#size-cells = <0>;
25+
reg = <0x400f2000 0x2000>;
26+
interrupts = <25 0>;
27+
status = "disabled";
28+
};
29+
};
30+
};

‎dts/arm/ti/mspm0/g/mspm0gx51x.dtsi‎

Lines changed: 34 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,7 @@
11
/* SPDX-License-Identifier: Apache-2.0 */
22

33
#include <ti/mspm0/g/mspm0g.dtsi>
4+
#include <zephyr/dt-bindings/i2c/i2c.h>
45

56
/ {
67
soc {
@@ -60,5 +61,38 @@
6061
status = "disabled";
6162
};
6263
};
64+
65+
i2c0: i2c@400f0000 {
66+
compatible = "ti,mspm0-i2c";
67+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
68+
clock-frequency = <I2C_BITRATE_STANDARD>;
69+
#address-cells = <1>;
70+
#size-cells = <0>;
71+
reg = <0x400f0000 0x2000>;
72+
interrupts = <24 0>;
73+
status = "disabled";
74+
};
75+
76+
i2c1: i2c@400f2000 {
77+
compatible = "ti,mspm0-i2c";
78+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
79+
clock-frequency = <I2C_BITRATE_STANDARD>;
80+
#address-cells = <1>;
81+
#size-cells = <0>;
82+
reg = <0x400f2000 0x2000>;
83+
interrupts = <25 0>;
84+
status = "disabled";
85+
};
86+
87+
i2c2: i2c@400f4000 {
88+
compatible = "ti,mspm0-i2c";
89+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
90+
clock-frequency = <I2C_BITRATE_STANDARD>;
91+
#address-cells = <1>;
92+
#size-cells = <0>;
93+
reg = <0x400f4000 0x2000>;
94+
interrupts = <26 0>;
95+
status = "disabled";
96+
};
6397
};
6498
};

‎dts/arm/ti/mspm0/l/mspm0l110x.dtsi‎

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -13,5 +13,16 @@
1313
sram0: memory@20000000 {
1414
reg = <0x20000000 DT_SIZE_K(4)>;
1515
};
16+
17+
i2c0: i2c@400f0000 {
18+
compatible = "ti,mspm0-i2c";
19+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
20+
clock-frequency = <I2C_BITRATE_STANDARD>;
21+
#address-cells = <1>;
22+
#size-cells = <0>;
23+
reg = <0x400f2000 0x2000>;
24+
interrupts = <24 0>;
25+
status = "disabled";
26+
};
1627
};
1728
};

‎dts/arm/ti/mspm0/l/mspm0l111x.dtsi‎

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -13,5 +13,16 @@
1313
sram0: memory@20000000 {
1414
reg = <0x20000000 DT_SIZE_K(16)>;
1515
};
16+
17+
i2c0: i2c@400f0000 {
18+
compatible = "ti,mspm0-i2c";
19+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
20+
clock-frequency = <I2C_BITRATE_STANDARD>;
21+
#address-cells = <1>;
22+
#size-cells = <0>;
23+
reg = <0x400f0000 0x2000>;
24+
interrupts = <24 0>;
25+
status = "disabled";
26+
};
1627
};
1728
};

‎dts/arm/ti/mspm0/l/mspm0l13x3.dtsi‎

Lines changed: 22 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,5 +17,27 @@
1717
flash0: serial-flash@0 {
1818
reg = <0x0 DT_SIZE_K(8)>;
1919
};
20+
21+
i2c0: i2c@400f0000 {
22+
compatible = "ti,mspm0-i2c";
23+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
24+
clock-frequency = <I2C_BITRATE_STANDARD>;
25+
#address-cells = <1>;
26+
#size-cells = <0>;
27+
reg = <0x400f2000 0x2000>;
28+
interrupts = <24 0>;
29+
status = "disabled";
30+
};
31+
32+
i2c1: i2c@400f2000 {
33+
compatible = "ti,mspm0-i2c";
34+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
35+
clock-frequency = <I2C_BITRATE_STANDARD>;
36+
#address-cells = <1>;
37+
#size-cells = <0>;
38+
reg = <0x400f2000 0x2000>;
39+
interrupts = <25 0>;
40+
status = "disabled";
41+
};
2042
};
2143
};

‎dts/arm/ti/mspm0/l/mspm0l13x4.dtsi‎

Lines changed: 22 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,5 +17,27 @@
1717
flash0: serial-flash@0 {
1818
reg = <0x0 DT_SIZE_K(16)>;
1919
};
20+
21+
i2c0: i2c@400f0000 {
22+
compatible = "ti,mspm0-i2c";
23+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
24+
clock-frequency = <I2C_BITRATE_STANDARD>;
25+
#address-cells = <1>;
26+
#size-cells = <0>;
27+
reg = <0x400f2000 0x2000>;
28+
interrupts = <24 0>;
29+
status = "disabled";
30+
};
31+
32+
i2c1: i2c@400f2000 {
33+
compatible = "ti,mspm0-i2c";
34+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
35+
clock-frequency = <I2C_BITRATE_STANDARD>;
36+
#address-cells = <1>;
37+
#size-cells = <0>;
38+
reg = <0x400f2000 0x2000>;
39+
interrupts = <25 0>;
40+
status = "disabled";
41+
};
2042
};
2143
};

‎dts/arm/ti/mspm0/l/mspm0l13x5.dtsi‎

Lines changed: 22 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,5 +17,27 @@
1717
flash0: serial-flash@0 {
1818
reg = <0x0 DT_SIZE_K(32)>;
1919
};
20+
21+
i2c0: i2c@400f0000 {
22+
compatible = "ti,mspm0-i2c";
23+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
24+
clock-frequency = <I2C_BITRATE_STANDARD>;
25+
#address-cells = <1>;
26+
#size-cells = <0>;
27+
reg = <0x400f2000 0x2000>;
28+
interrupts = <24 0>;
29+
status = "disabled";
30+
};
31+
32+
i2c1: i2c@400f2000 {
33+
compatible = "ti,mspm0-i2c";
34+
clocks = <&ckm MSPM0_CLOCK_ULPCLK>;
35+
clock-frequency = <I2C_BITRATE_STANDARD>;
36+
#address-cells = <1>;
37+
#size-cells = <0>;
38+
reg = <0x400f2000 0x2000>;
39+
interrupts = <25 0>;
40+
status = "disabled";
41+
};
2042
};
2143
};

0 commit comments

Comments
 (0)