Interrupt Vector Table

Revision as of 13:16, 8 December 2006 by Walling (talk | contribs) (creating page)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

The Interrupt Vector Table (IVT) is specific for the X86 architecture. It contains segment:offset pairs to all 256 interrupts. For I386 or newer architectures it is still used in real mode.

Structure

The IVT is located at memory address 0x0. It contains 256 4-byte entries. Every entry has this structure:

Byte: +---------------+---------------+ 0 | Offset | +---------------+---------------+ +---------------+---------------+ 2 | Segment | +---------------+---------------+ 

When you in real mode execute an INT 0x10 assembly instruction, the CPU will look up entry 0x10 (located at 0x10 * 4) and jump to specified segment:offset.

Newer architectures

Newer architectures, since I386, can be in protected mode. Then you have to use an Interrupt Descriptor Table (note the name difference), which is the IVT counterpart in protected mode.

See also

  This page or section is a stub. You can help the wiki by accurately contributing to it.