Skip to content

Commit e0b7018

Browse files
DSP 10 by 10 MUL DIV & MOD
Verilog Code Generated and tested in JavaScript.
1 parent 06fa4fb commit e0b7018

File tree

1 file changed

+10
-10
lines changed

1 file changed

+10
-10
lines changed

MUL-DIV-MOD.v

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -198,7 +198,7 @@ module div (
198198

199199
r = a; n = 20'd0;
200200

201-
if (( b << 9n ) <= r ) begin
201+
if (( b << 9 ) <= r ) begin
202202
n = n | 20'd512;
203203
r = b [ 9 ] ? r - ( 20'd1 << 18 ) : r ;
204204
r = b [ 8 ] ? r - ( 20'd1 << 17 ) : r ;
@@ -216,7 +216,7 @@ module div (
216216
// Copyright © 2022 by Gregory Scott Callen
217217
// All Rights Reserved.
218218

219-
if (( b << 8n ) <= r ) begin
219+
if (( b << 8 ) <= r ) begin
220220
n = n | 20'd256;
221221
r = b [ 9 ] ? r - ( 20'd1 << 17 ) : r ;
222222
r = b [ 8 ] ? r - ( 20'd1 << 16 ) : r ;
@@ -234,7 +234,7 @@ module div (
234234
// Copyright © 2022 by Gregory Scott Callen
235235
// All Rights Reserved.
236236

237-
if (( b << 7n ) <= r ) begin
237+
if (( b << 7 ) <= r ) begin
238238
n = n | 20'd128;
239239
r = b [ 9 ] ? r - ( 20'd1 << 16 ) : r ;
240240
r = b [ 8 ] ? r - ( 20'd1 << 15 ) : r ;
@@ -252,7 +252,7 @@ module div (
252252
// Copyright © 2022 by Gregory Scott Callen
253253
// All Rights Reserved.
254254

255-
if (( b << 6n ) <= r ) begin
255+
if (( b << 6 ) <= r ) begin
256256
n = n | 20'd64;
257257
r = b [ 9 ] ? r - ( 20'd1 << 15 ) : r ;
258258
r = b [ 8 ] ? r - ( 20'd1 << 14 ) : r ;
@@ -270,7 +270,7 @@ module div (
270270
// Copyright © 2022 by Gregory Scott Callen
271271
// All Rights Reserved.
272272

273-
if (( b << 5n ) <= r ) begin
273+
if (( b << 5 ) <= r ) begin
274274
n = n | 20'd32;
275275
r = b [ 9 ] ? r - ( 20'd1 << 14 ) : r ;
276276
r = b [ 8 ] ? r - ( 20'd1 << 13 ) : r ;
@@ -288,7 +288,7 @@ module div (
288288
// Copyright © 2022 by Gregory Scott Callen
289289
// All Rights Reserved.
290290

291-
if (( b << 4n ) <= r ) begin
291+
if (( b << 4 ) <= r ) begin
292292
n = n | 20'd16;
293293
r = b [ 9 ] ? r - ( 20'd1 << 13 ) : r ;
294294
r = b [ 8 ] ? r - ( 20'd1 << 12 ) : r ;
@@ -306,7 +306,7 @@ module div (
306306
// Copyright © 2022 by Gregory Scott Callen
307307
// All Rights Reserved.
308308

309-
if (( b << 3n ) <= r ) begin
309+
if (( b << 3 ) <= r ) begin
310310
n = n | 20'd8;
311311
r = b [ 9 ] ? r - ( 20'd1 << 12 ) : r ;
312312
r = b [ 8 ] ? r - ( 20'd1 << 11 ) : r ;
@@ -324,7 +324,7 @@ module div (
324324
// Copyright © 2022 by Gregory Scott Callen
325325
// All Rights Reserved.
326326

327-
if (( b << 2n ) <= r ) begin
327+
if (( b << 2 ) <= r ) begin
328328
n = n | 20'd4;
329329
r = b [ 9 ] ? r - ( 20'd1 << 11 ) : r ;
330330
r = b [ 8 ] ? r - ( 20'd1 << 10 ) : r ;
@@ -342,7 +342,7 @@ module div (
342342
// Copyright © 2022 by Gregory Scott Callen
343343
// All Rights Reserved.
344344

345-
if (( b << 1n ) <= r ) begin
345+
if (( b << 1 ) <= r ) begin
346346
n = n | 20'd2;
347347
r = b [ 9 ] ? r - ( 20'd1 << 10 ) : r ;
348348
r = b [ 8 ] ? r - ( 20'd1 << 9 ) : r ;
@@ -360,7 +360,7 @@ module div (
360360
// Copyright © 2022 by Gregory Scott Callen
361361
// All Rights Reserved.
362362

363-
if (( b << 0n ) <= r ) begin
363+
if (( b << 0 ) <= r ) begin
364364
n = n | 20'd1;
365365
r = b [ 9 ] ? r - ( 20'd1 << 9 ) : r ;
366366
r = b [ 8 ] ? r - ( 20'd1 << 8 ) : r ;

0 commit comments

Comments
 (0)