Skip to content

Commit 6bf02e6

Browse files
Multi Mode Display
This project demonstrates proper timing for VGA, SVGA, XGA, and VESA graphics modes, using the Vivado Clocking Wizard and Atrix 7 100T FPGA.
1 parent 1af65f0 commit 6bf02e6

File tree

1 file changed

+1238
-88
lines changed

1 file changed

+1238
-88
lines changed

0 commit comments

Comments
 (0)