File tree Expand file tree Collapse file tree 1 file changed +5
-5
lines changed Expand file tree Collapse file tree 1 file changed +5
-5
lines changed Original file line number Diff line number Diff line change 2020`define vvaXGA 11'd38
2121`define vwfXGA 11'd806
2222
23- `define polSVGA 1'd0
23+ `define polSVGA 1'd1
2424`define hfpSVGA 11'd40
2525`define hbpSVGA 11'd168
2626`define hvaSVGA 11'd256
3030`define vvaSVGA 11'd28
3131`define vwfSVGA 11'd628
3232
33- `define polVGA 1'd1
33+ `define polVGA 1'd0
3434`define hfpVGA 11'd16
3535`define hbpVGA 11'd112
3636`define hvaVGA 11'd160
@@ -67,7 +67,7 @@ module ALL(
6767assign Vsync = vsync[rez];
6868
6969always @(* )begin
70- if ((hcount[rez]== 0 )&& (vcount[rez]== 0 ))begin
70+ if ((hcount[rez]== 1 )&& (vcount[rez]== 1 ))begin
7171rez= sw;
7272end
7373end
@@ -187,11 +187,11 @@ module Display(
187187if (hCount< HWL)
188188hCount<= hCount+ 10'd1 ;
189189else begin
190- hCount<= 10'd0 ;
190+ hCount<= 10'd1 ;
191191if (vCount< VWF)begin
192192vCount<= vCount+ 10'd1 ;
193193end else begin
194- vCount<= 10'd0 ;
194+ vCount<= 10'd1 ;
195195end
196196end
197197if (x [2 :0 ]== 3'd6 )begin
You can’t perform that action at this time.
0 commit comments